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Introduction
One of the most important elements of dry etching SiO 2 film patterns is that critical feature dimensions should not alter during the etching period, a parameter that must be maintained for optimum operation and reproducibility of the MEMS device. This means that the photo resist mask pattern used for pattern transfer must also maintain its dimensions and have a much lower etch rate than the SiO 2 film it is etching.
Wet and Dry Etching
For advanced device fabrication, RIE is advantageous for precise pattern transfer that is not achievable using conventional wet etching. RIE is an anisotropic method that faithfully reproduces the mask pattern features as shown in figure 1. Conventional wet chemical etching is isotropic in nature and causes undercutting of the SiO 2 material beneath the mask pattern due to substantial different etch rate at the interfaces. Wet chemical etching is an isotropic process and will create SiO 2 film features that are always different than the photo resist mask pattern as shown in figure 2 . One of the main problems in the wet chemical etching is the complete neutralization of trace amount of wet chemical in-between the interfaces. Chemical reaction can continue even long after removal from the etching solutions, and treating with an appropriate neutralizer and water. Such post etching will create disastrous results in due process. 
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SiO 2 film Figure 2 . Scanning Electron Microscope image cross-section of a SiO 2 film after wet etching.
PECVD SiO 2 Deposition
PECVD method has many advantages over conventional Low Pressure Chemical Vapor Deposition (LPCVD) method. In today's very large-scale integrated circuit, SiO 2 is mainly used as a conformal passivation layer over topographical surface features. In MEMS device applications the SiO 2 film is additionally being used for mechanical support structure of a beam structure. PECVDSiO 2 films have the advantage of being deposited at relatively low temperatures (250-300ºC) compared to conventional LPCVD (400-450ºC), and steam grown silicon dioxide (900-950ºC). High temperatures can cause detrimental affects to previously deposited materials and must be avoided. Even at low deposition temperature the residual stress of PECVD films is affected by the stoichiometry and can cause bowing of fabricated beams or freestanding structures in MEMS devices if not controlled. Another advantage of PECVD films is the chemical stoichiometry can be controlled to a great degree in order to minimize the residual stress of the deposited films. We previously studied stress reduction methods in MEMS structures consisting of PECVD deposited SiO 2 films (1), for piezoelectric PZT sensor and actuator devices (2,3).
RIE of Silicon Dioxide
Commercial automated RIE system Lam 590 was used in this experiment. The plasma etcher system is equipped with cassette-to-cassette loading, and can operate at low pressure, low bias, high-density, between 0 to 1250-Watts. The etcher uses a mixture of gases CF 4 , CHF 3 , and He to anisotropically etch dielectric thin films. The etcher has two sub-chambers (load-locks) to prevent contamination and particulates of the main chamber during loading and unloading of the wafers. It has a built-in optical end-point detection systems, with the option of performing an over-etch either through a set time or by a percentage of the main etch. The chuck used for holding the wafer was water-cooled and the spacing gap between the wafer and top electrode was variable.
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Experiment
The 1 µm thick SiO 2 films were first deposited on 4-inch diameter <100> silicon wafer using Unaxis PECVD system model 790 at 250ºC temperature. The dielectric films were annealed using a Heatpulse 610 rapid thermal annealer (RTA) at 700ºC with N 2 flowing at 1 atmosphere for 60 seconds to densify and remove trapped hydrogen byproducts. The film thickesses were measured non-destructively using a J.A. Woollam M-2000 ellipsometer. The variables parameters for this etch experiments were etch time and power. All the SiO 2 films were mask patterned with test structures, and finally RIE at 30 second intervals until all the SiO 2 was removed. I prepared the mask pattern by the photo resist lithography (appendix A) method and its thickness was measured using a Tenor Model P-15 profilometer. The first 5 samples were prepared with blanket SiO 2 , and 19 other samples mask patterned with AZ 5214E photo resist on top the SiO 2 film. The photo resist test mask patterns consisted of lines and spaces with the following dimensions: 2, 5, 10, 20, 50, 100, 500, and 1000 um. The object of this experiment was to transfer the photo resist mask pattern into the SiO 2 film using RIE. The etching parameters for this experiment are listed in appendix B. A picture of the Lam 590 reactor used in this experiment is shown in figure 3 . 
Discussion and Results
The data shown in table 1 are for 5 wafers with blanket SiO 2 films and the measurements were taken from four different locations on the wafer before and after each 30-second etch interval to determine uniformity of the etch. I used a relatively high power setting 800 W and etched repeatedly until the SiO 2 film was completely removed. The average etch rate was calculated by measuring the film thickness at four positions divided by time in seconds. The average etch rate was 20.5 nm/sec based on 30-sec. etch interval. The film was completely removed after 120 seconds. The calculated etch rate based on 120-sec. interval was very low for all films in table 1 and is not the real etch rate. Just as an example, consider the etch rate of wafer #1 to be 20.5 nm at the 30 sec. Interval. The projected time to completely remove the starting film thickness is 45 sec. (20.5 nm/s x 927 nm). The remaining 75 sec. of the 120 sec. etch time contributes nothing to the actual etching and this is the reason for the low calculated etch rates. For this reason in the next experiment the etch time will be controlled more strictly to 30 sec. intervals in order to measure the etch rate more accurately when the film actually clears. The maximum observed variation in films etched across the entire 4-inch diameter wafer (substrate) was a low 39.9 nm for a 1 µm thick film. The data shown in table 2 is for 5 silicon wafers patterned with photo resist over the SiO 2 films. The average etch rate is 12.05 nm/sec for 900 W power and is much lower (20.76 nm/sec) than what was observed previously for 800 W. A so-called loading effect occurs as the result of gas phase etchants species being depleted by reaction with the SiO 2 material (4). The number of radicals in the plasma is in proportion to the number of atoms to be removed. In this case the patterned mask reduced the area of exposed SiO 2 and caused the slower reaction and therefore a slower etch rate. The maximum observed variation for wafers #'s 5-9 across the 4-inch diameter is a low 22.2 nm for a 1 µm thick film. A study of the reliability of the photoresist mask against the reactive plasma gas chemistry was performed. In principal the mask must have a much lower etch rate in comparison to the SiO 2 material being etched. I used 9 wafers prepared with SiO 2 film and patterned with photo resist and etched at 30 sec intervals for a total of 90 sec. The etch rate to remove all SiO 2 film was previously demonstrated in table 2. To quantify the etch rate of the photo resist pattern, it was initially deposited over a bare silicon wafer instead of over SiO 2 film. If a layer of SiO 2 was used, it would have etched together with the photoresist and calculating the etch rate of two films at the same time would have required additional measurements. To make sure the silicon wafer did not react with the etchants, the photoresist was removed after completion of the etch experiment, and the surface profile was measured using a profiler. The surface showed latent images of the patterned photoresist, but the measured step height was negligible, indicating no etching of the silicon material actually occurred. The calculated etch rate of the photo resist is 4.1 nm/sec, and is the sum of all the etch rate data in table 3 divided by the number of data. At this rate, a starting photoresist pattern thickness of 1700 nm will last approximately 415 sec, at least 4.6 times the amount of time needed to completely etch a 1 um thick SiO 2 film. This is a good safety margin for MEMS patterning application. A more common term used for measuring etch resistance is called "selectivity." Selectivity is defined as the etch rate ratio of SiO 2 : photo resist; in this case 3:1 for 900 W power-setting conditions. The maximum observed deviation across the 4-inch diameter during any of the etching conditions was a low value of 42.3 nm. Figure 4 . Plot of the average etch rate for SiO 2 film as a function of power.
In one specific application, we demonstrated anisotropic etch of a SiO 2 layer for a PZT MEMS resonator; picture shown in figure 5. The operational frequency of this resonator filter for communication is directly influenced by the material properties, as well as the dimensional tolerances of the beam structure. The dry etched SiO 2 film maintained a vertical profile similar the PZT piezoelectric material above it. The final resonator device operated very close to its predicted mechanical behavior due to the precise control of the SiO 2 critical dimensions. 
Conclusion
A reactive ion etch process has been developed to reliably pattern up to 1 micrometer layer of low stress SiO 2 PECVD film compatible for MEMS research applications. Some MEMS devices require achieving mechanical motion or vibration for its operation. In resonator devices the beam structures are designed and tuned to a very specific frequency for its intended application. The performance and functions of these devices depend on the material properties and precise pattern transfer of critical features. RIE of SiO 2 films play a vital role in the fabrication of MEMS devices. Micro fabrication methods have been developed at ARL to support research and fabrication of advanced electronic devices for MEMS applications.
